SYSC3601 Microprocessor Systems

Unit 5: Memory Structures and Interfacing

Topics/Reading

- 1. Memory Types
- 2. Interfacing 8-bit memory/IO (8088)
- 3. Interfacing 16-bit memory/IO (8086)
- 4. Interfacing 32/64-bit memory/IO

Reading: Chapter 10, skim 10-5 & 10-6

Read-Only Memory (ROM)

Non-volatile!

ROM Read-Only Memory

programmed during fabrications at factory.

control program in dedicated μP systems is stored in ROM.

PROM Programmable Read-Only Memory.

programmed by burning (blowing) tiny Nichrome or silicon-oxide fuses.

Once programmed, it cannot be erased.

Read-Only Memory (ROM) con't

EPROM Erasable Programmable Read Only Memory.

Memory can be erased by exposure to UV light (up to 20min)

can be programmed by user, but it is usually removed to be erased.

Ex: 2716, 2764, 27256.

EEPROM Electrically Erasable Programmable Read-Only Memory

Also called Flash MemoryTM (Intel), or EARM (Electrically Alterable ROM).

Can be erased and reprogrammed in and by the system.


Random Access Memory (RAM) 2 types:

> **1) Static (SRAM)** Retains data for as long as power is applied

FAST, EXPENSIVE, BIG

higher gate count -4 or 6, needs a flip flop

Used for cache



Microprocessor Systems


Random Access Memory (RAM) con't 2) Dynamic (DRAM)

Retains data for only 2-4ms, then must be refreshed.

Slower but cheaper and can be larger (e.g. 2GB DIMM)

High density (1 transistor plus capacitor)

Usually use a DRAM controller to handle interfacing and refresh.



DRAM devices





Figure 1: TMS 4464 DRAM

- Address pins are *multiplexed*!
- A_0 - A_7 loaded first with \overline{RAS} (row address select).
- A_8 - A_{15} loaded second with \overline{CAS} (column address select).
- \overline{CAS} also serves as chip select.

DRAM Organization



SYSC3601

Microprocessor Systems

DRAM types

EDO Extended Data output DRAM.


- bits selected by \overline{RAS} are latched.
- faster for sequential address no wait states for sequential accesses.
- SDRAM Synchronous DRAM
 - faster (access times 10nS-8nS).
 - internal state machine tied to system clock controlling operation.
 - Used for "burst-read" 4 64-bit numbers.

DDR Double data rate. (sequences at twice system clock)

RDRAM Rambus DRAM.

Memory & I/O Interfacing

General steps for memory and I/O interfacing Generic memory device:



N address lines can address 2N memory locations:

	Size		Lines	Range
1k	1024	21 0	10	00000-003FF
2k	2048	21 1	11	00000-007FF
4k	4096	21 2	12	00000-00FFF
1M	10848576	22 0	20	00000-FFFFF

Memory & I/O Interfacing

Steps to success:

1) Architectural questions:

How many chips are required?

How many address lines go to each chip?

How will chips be organized into banks and which parts of the address bus will be used?

2) Determine address range:

Typically problem is to place devices within memory map

Determine START, SIZE, LO (=START), HI (=LO+SIZE-1)

Determine CONST, SEL, and MEM address lines

3) Generate overall chip select signal (MSEL) from CONST portion of address range and M/IO

- 4) Generate bank-specific write signals if required
- 5) Complete interface design! (often using decoders)

Be sure to connect address bus, data bus, and control bus (RD, WR)


Ex: Design an interface for an 8088 μ P to connect a single 2716 (2K x 8) EPROM such that memory starts at address FF800H.

Notes:

The 8088 has 20 address lines and 8 data lines (assuming that it is already fully demultiplexed and buffered)

The 2716 has 1 CS (chip select) pin and one OE (output enable) pin.

Standard logic gates (NAND, NOR, NOT) may be used.



Steps to success:

1) Architectural questions:

How many chips are required? ONE

How many address lines go to each chip?

The 2716 has $2k = 21 \times 210 = 211$ locations, so we need <u>11 address lines</u> to the 2716 chip.

How will chips be organized into banks and which parts of the address bus will be used?

Only 8-bit data bus -> only one bank. No bank-enable signals required.

- 2) Determine address range:
 - START =

SIZE =

LO (=START) =

HI (=LO+SIZE-1)

Determine CONST, SEL, and MEM address lines

- 3) Generate overall chip select signal from CONST portion of address range and M/IO
- 4) Generate bank-specific write signals if required
- 5) Complete interface design! (often using decoders)

Be sure to connect address bus, data bus, and control bus (RD, WR)

Steps to success:

- 1) Architectural questions:
- 2) Determine address range:

START = FF800h

SIZE = 800h (2K)

LO (=START) = FF800h


HI (=LO+SIZE-1) = FFFFh (FF800h+800h-1)

Determine CONST, SEL, and MEM address lines:

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
CNST (decode)								To Memory Device											


Steps to success:

- 1) Architectural questions:
- 2) Determine address range:
- 3) Generate overall chip select signal from CONST portion of address range and M/IO:




- 4) Generate bank-specific write signals if required NOT
- 5) Complete interface design! (often using decoders)

Be sure to connect address bus, data bus, and control bus (RD, WR):



Notes on Address Decoding Address range will look something like this:




for DDD.

- ²⁾ **DDD**: to decoder to select a memory device.
- ³⁾ **MMM**: to memory devices depending on available address pins.

Address Decoding

Logic decoders:



- 1. Must also decode IO/\overline{M} .
- 2. Must use $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$

Programmable Decoders

PLD Programmable logic device

Arrays of logic elements that are programmable.

3 types:


PLA Programmable logic array

PAL Programmable array logic

GAL Gated array logic


PAL has replaced PROM address decoders in latest memory interfaces. typically constructed with AND/OR/NOT logic. PALs are programmed using software such as PALASM. Many examples in text use PAL decoders. In class, we will use logic gates directly, but in practice, PALs can reduce the chip count.

Sample PLD



SYSC3601

The 74LS138 3-to-8 decoder



Ex: Design a 64k x 8 section of memory for the 8088 using 8k x 8 (2764) EPROMs. The memory start address is A0000H.

Steps to success:

1) Architectural questions:

How many chips are required? **EIGHT**

We need 8 2764s (8k each) for 64k total memory.

How many address lines go to each chip?

The 2764 has $8k = 23 \times 210 = 213$ locations, so we need <u>13 address</u> <u>lines</u> to each 2764 chip (the same 13 lines go to ALL chips).

How will chips be organized into banks and which parts of the address bus will be used?

Only 8-bit data bus -> only one bank. No bank-enable signals required.

Steps to success:

1) Architectural questions:

2) Determine address range:

We need a $64k = 26 \times 210 = 216$ byte memory block.

START = A0000h


SIZE = 10000h (64K = size of ALL chips put together)

LO (=START) = A0000h

HI (=LO+SIZE-1) = AFFFFh (A0000h+10000h-1)

j	-				<u>~~~</u>					-		nn lie			-			-	
19	18	17 ^L	16	15 nine	14 14	13	, SEI 12	_, an 11	d ME 10	9 9	aare 8	55 III 7	6	5	4	3	2	1	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CNST SEL							Memory Device											
Will enable decoder Goes to 74LS138 decoder Goes to each mem ch												m chi	р						
		24							Microprocessor Systems										


- Steps to success:
 - 1) Architectural questions:
 - 2) Determine address range:
 - 3) Generate overall chip select signal from CONST portion of address range and M/IO:



4) Generate bank-specific write signals if required NOT REQUIRED

5) Complete interface design! (often using decoders)

Be sure to connect address bus, data bus, and control bus (RD, WR):



SYSC3601

Microprocessor Systems

EPROM location in 8088/8086 systems


Note: Normally, the 8088 has EPROM located from F8000H to FFFFH (upper 32k) since a hardware reset starts execution at FFFF0H. Note: Slower versions of many 2764 EPROMs have memory access times of 450nS. 8088 allows 460nS.

Decoder ('138) delay is 12nS

Must use READY signal to insert wait state using 8284A clock generator. (how many?)

The 8086 has a 16-bit data bus. Memory is arranged in two 8-bit banks low bank: contains all even addresses.

high bank: contains all odd addresses.



8086 Memory Interface

Aligned/unaligned words

W1 is stored on an even (aligned) address.

It can be accessed in a single read cycle.

W2 is stored at an odd (unaligned) address.

It will require two read cycles (8 T-cycles).

(a) During first read, W2L (odd address) will appear on the high byte of the data bus.

(b) During the second read, W2H (even address) will appear on the low byte of data bus.

During a read operation, both banks may (and often are) activated.

The μ P will read 16-bits for read operations, or will only read the correct half of the data bus for byte operations.

Note that AL may receive data from the high half of the data bus when reading a byte from an odd address!

8086 Memory Interface

Write cycles must activate the correct bank(s) based on BHE and BLE (A0). BHE is supplied by μ P (multiplexed <u>with S7</u>) ______A0 is used as BLE

i.e. A0=0 for an even address and A0=1 for an odd address

(A0 is not even a pin on the 386 and up)

BHE	BLE	Function
0	0	Both banks (16 bits)
0	1	High bank (8 bits)
1	0	Low bank (8 bits)
1	1	No banks enabled

SYSC3601

Memory & I/O Interfacing

Remember the Steps to Success:

1) Architectural questions:

How many chips are required?

How many address lines go to each chip?

How will chips be organized into banks and which parts of the address bus will be used?

2) Determine address range:

Typically problem is to place devices within memory map

Determine START, SIZE, LO (=START), HI (=LO+SIZE-1)

Determine CONST, SEL, and MEM address lines

3) Generate overall chip select signal (MSEL) from CONST portion of address range and M/IO

- 4) Generate bank-specific write signals if required
- 5) Complete interface design! (often using decoders)

Be sure to connect address bus, data bus, and control bus (RD, WR)

Design a memory interface for the 8086 which will provide 256k bytes of SRAM, organized as 128k x 16bits, starting at address 40000H and using 62256 SRAM chips (32k x 8bit).

Assume that 8086 address, data, status, and control busses are already demultiplexed and buffered.

1. Architectural questions: We want 128k x 16 bits

i.e. 128k x 16bits \rightarrow 4 chips for both the high and low banks.

8 chips total

62256 chips are 32k x 8bit; $32k = 25 \times 210 \leftarrow 15$ address lines

We will use a 2-to-4 decoder (74LS139) to select one out of four chips from each bank.

2a. Address Range:

Start address is 40000h

SIZE: 256k bytes is 28 x 210 \rightarrow 40000h bytes

Therefore address range is:

Low = start = 40000h

High = (start+size-1) = (40000h+40000h-1)= 7FFFh

2b. Address Decoding:


19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
D	D	S	S	Address Lines										В					

 ${\bf D}\,$ Decode with M/IO to select memory

S to 2-to-4 decoder.

B to $\overline{\text{BLE}}$







4. Bank-specific write signals:

The 8086 already handles read from high/low/both banks as needed (W bit)


We must select hi/low/both for write control






SYSC3601

Requires 4 banks, each 8-bits wide to generate (up to) 32-bits per read/write Bank ID is system address 'mod 4' Requires 4 bank enable signals for writes:



32-bit Wide Memory



64-bit Wide Memory

